VLSI Design MCQ Questions and Answers Quiz

41. The propagation delay of standard TTL gates is approximately

  1. 2 µsec.
  2. 10 nsec.
  3. 4 nsec.
  4. 1 µsec.

42. The standard 74XX TTL IC family was originally developed in the

  1. 1970s.
  2. 1960s.
  3. 1950s.
  4. 1940s.

43. The time it takes for a square wave to go from 10% to 90% of its voltage level is called

  1. fan-out.
  2. rise time.
  3. propagation delay.
  4. fall time.

44. The time it takes for a square wave to go from 90% to 10% of its voltage level is called

  1. rise time.
  2. fan-out.
  3. fall time.
  4. propagation delay.

45. The time it takes for an input signal to pass through internal circuitry and generate the appropriate output effect is known as

  1. propagation delay.
  2. rise time.
  3. fan-out.
  4. fall time.

46. The unused input for a NOR gate should be tied to

  1. HIGH.
  2. ground.
  3. another unused input.
  4. both B and C

47. The upper transistor of a totem-pole output is OFF when the gate output is

  1. logic 1.
  2. malfunctioning.
  3. HIGH.
  4. LOW.

48. The upper transistor of a totem-pole output is saturated when the gate output is

  1. shorted.
  2. HIGH.
  3. logic 0.
  4. LOW.

49. Typical TTL HIGH level output voltage is

  1. 0.3 V.
  2. 5.0 V.
  3. 3.4 V.
  4. 4.8 V.

50. Typical TTL LOW level output voltage is

  1. 0.3 V.
  2. 0.0 V.
  3. 3.4 V.
  4. 4.0 V.
Tags

MCQ Multiple Choice Questions and Answers on VLSI Design

VLSI Design Trivia Questions and Answers PDF

VLSI Design Question and Answer

Spreading Knowledge Across the World

USA - United States of America  Canada  United Kingdom  Australia  New Zealand  South America  Brazil  Portugal  Netherland  South Africa  Ethiopia  Zambia  Singapore  Malaysia  India  China  UAE - Saudi Arabia  Qatar  Oman  Kuwait  Bahrain  Dubai  Israil  England  Scotland  Norway  Ireland  Denmark  France  Spain  Poland  and many more....